Implementation of a JPEG Encoder on Nostrum Network-on-Chip
نویسندگان
چکیده
The techniques of Network-on-Chip become more and more mature and useful recently years. With this trend, DSP applications such as audio/video, encoding/decoding, image processing can usually be modeled as data-flow process networks (PNs). A JPEG encoder can be a very useful application on Network-on-Chip. In this project, we use a JPEG encoding program at the Application Layer as our application program. The layered Network-on-Chip simulator (Semla) enables to map PN onto the Nostrum architecture. Using Semla, different processes in a multimedia application can be mapped to different nodes in a network. The thesis work is to separate the processes of an application according to their different functions, map them to the nodes in the net and implement the application by simulating the network. After mapping the processes of a JPEG encoder to the network, running it and simulating it on Semla, we get a JPEG image same as the one processed in the way of shared memory. Implementation of a JPEG Encoder on Nostrum Network-on-Chip
منابع مشابه
Vlsi Implementation of Invisible Digital Watermarking Algorithms towards the Development of a Secure Jpeg Encoder
Digital watermarking is the process that embeds data called a watermark into a multimedia object such that the watermark can be detected or extracted later to make an assertion about the object. Several software implementations of the proposed algorithms are available, but very few attempts have been made for hardware implementation. The goal of hardware implementation is to achieve low power, ...
متن کاملPANACEA - A case study on the PANACEA NoC - a Nostrum Network on Chip prototype
PANACEA is a prototype chip based on the Nostrum Network on Chip concept. It has been developed in a semester thesis at the Integrated Systems Laboratory (IIS) at the Swiss Federal Institute of Technology Zürich (ETHZ). The discussion and results in this paper are based on the thesis. The PANACEA NoC is a 4× 4 network mesh Switches with resources that are used for packet transmission and statis...
متن کاملMulti-Core Simulation of Transaction Level Models using the System-on-Chip Environment
Effective Electronic System-Level (ESL) design frameworks transform and refine high-level designs into various transaction level models described in C-based System-level Description Languages (SLDLs) and rely on simulation for validation. However, the traditional cooperative Discrete Event (DE) simulation of SLDLs is not effective and cannot utilize any existing parallelism in todays’ multi-cor...
متن کاملA Design of Real-Time JPEG Encoder for 1.4 Mega Pixel CMOS Image Sensor SoC
In this paper, we propose a hardware architecture of realtime JPEG encoder for 1.4 mega pixels CMOS image sensor SoC which can be applied to mobile communication devices. The proposed architecture has an efficient interface scheme with CMOS image sensor and other peripherals for real-time encoding. The JPEG encoder supports the baseline JPEG mode, and processes motion images of which resolution...
متن کاملImplementation of JPEG Encoder for FPGAs
734 The JPEG standard is most widely used method of lossy compression for digital photography. In this paper, we will discuss the implementation of JPEG Encoder for FPGAs. The target device is a Stratix IV FPGA. The JPEG Encoder was synthesized and simulated using the Quartus FPGA design software at the clock frequency of 122.5 MHz. The design was tested on an image for different values of the ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2005